

REMARKS

The Office Action mailed February 10, 2005, has been carefully considered. Reconsideration in view of the following remarks is respectfully requested.

Information Disclosure Statement

Receipt of an Examiner-initialed copy of Form PTOL 1449 accompanying the Information Disclosure Statement filed on January 12, 2004, is gratefully acknowledged.

Specification/Title of the Invention

The Title of the Invention has been changed in order to be more descriptive.

Subject Matter Indicated Allowed or Allowable

Applicants gratefully acknowledge the indication of allowability of Claim 38, subject to its re-writing in independent form. For the reasons outlined below, it is believed that base claim 36 is allowable on its merits, and re-writing Claim 38 to include the limitations of Claim 38 is therefore unnecessary.

Rejection(s) Under 35 U.S.C. § 103 Rejection

Claims 36 – 37 and 39 – 40 stand rejected under 35 U.S.C. § 103(a) as allegedly unpatentable over Diorio et al. (U.S. pat. no. 5,990,512) in view of Alavi et al. (U.S. pat. no. 5,844,300).

In the Office Action, the Examiner indicated that Applicants' arguments in the November 24, 2004, response were unpersuasive because "claims directed to apparatus must be distinguished from the prior art in terms of structure rather than function."

Applicants point out that the claimed device is *structurally* different from the prior art, as the arguments in the November 24, 2004, response explained. This distinction was in fact acknowledged in the Office Action, which admitted that "Diorio et al. fail to teach a third p+ doped region and a fourth p+ doped region disposed in a second well." (Office Action, p. 3, lines 11 – 12). The Office Action sought to minimize this *structural* distinction with the assertion that Alavi et al. disclosed the missing features, and that the combination of Alavi et al. and Diorio et al. would render the claimed invention obvious under 35 U.S.C. § 103(a).

Applicants arguments, re-presented below for convenience, were directed to the propriety of combining these two references, and resorted in part to non-structural differences between the two references—not between the references and the claimed invention—in order to emphasize their incompatibility for purposes of an obviousness rejection under 35 U.S.C. § 103(a).

The Examiner is respectfully reminded that according to the Manual of Patent Examining Procedure (M.P.E.P.),

To establish a *prima facie* case of obviousness, three basic criteria must be met. First there must be some suggestion or motivation, either in the references themselves or in the knowledge generally available to one of ordinary skill in the art, to modify the reference or to combine reference teachings. Second, there must be a reasonable expectation of success. Finally, the prior art reference (or references when combined) must teach or suggest all the claim limitations. The teaching or suggestion to make the claimed

combination and the reasonable expectation of success must both be found in the prior art, not in the applicant's disclosure.¹

The absence of these *prima facie* criteria was explained at length in Applicants' response of November 24, 2004, and the withdrawal of the rejection under 35 U.S.C. § 103(a) as improper was accordingly urged.

In particular, it was contended in the Office Action that it would have been obvious to include p⁺ doped third and fourth regions of Alavi et al. in the second n-well of Diorio et al. because these two patents "are from the same field of endeavor (pFET transistors)," and "the purpose disclosed in Alavi et al. would have been recognized in the pertinent art of Diorio et al." Therefore, it was alleged, "it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the pFET synapse transistor structure as taught by Diorio et al. with the structure having third and fourth p⁺ doped regions disposed in a second well as taught by Alavi et al. to develop a structure capable of monitoring electrostatic charge."

It was first noted that Diorio et al. is directed to a device for storing charge as part of its operation, as most clearly seen from the title ("...Mechanism for Long Term Learning"). By contrast, Alavi et al. is directed to a device for monitoring charge buildup during fabrication. Thus, while both Diorio et al. and Alavi et al. contain pFETs, it cannot be reasonably maintained that such incidental overlap is sufficient to provide motivation to combine their teachings. The Examiner's own reasoning, that "it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the pFET synapse transistor structure as taught by Diorio et al. with the structure having third and fourth p⁺ doped regions disposed in a second

¹ M.P.E.P § 2143.

well as taught by Alavi et al. *to develop a structure capable of monitoring electrostatic charge*” bears this out simply because Diorio et al. is NOT concerned with monitoring electrostatic charge, and therefore the ordinarily skilled artisan working in the different field of memory and learning of Diorio et al. would not look for guidance to the teachings Alavi et al., which is in the field of monitoring electrostatic charge.

Further, the mere disclosure in Alavi et al. of third and fourth p+ doped regions disposed in a second n-well in one device is no guarantee that such features can also be provided and be operable in the second, different device of Diorio et al.. Numerous other factors must be taken into account, rendering such a modification far from obvious. For instance, higher differential voltages may be imposed, erecting higher tunneling and injection barriers, and removing the device from a useful operating range. This is particularly apparent because the structure of the Alavi et al. device is at its core an EEPROM, and includes a central transistor 48 having no counterpart in Diorio et al.

Finally, the presently claimed invention seeks as one of its objectives to provide devices that are simple to fabricate and *that are valid CMOS structures*. Consistent with such procedures is the use of a single layer polycrystalline silicon floating gate. Newly added Claims 44 and 46 are specifically directed to such a device, with Claim 44 stating that the inventive synapse transistor “is configured to operate as a current source without gate input using a single polysilicon gate layer,” and Claim 46 reciting “a single polysilicon layer disposed above [the] layer of gate oxide, said single polysilicon layer comprising a floating gate.” Support for these feature can be found in the specification at, for example, page 10, lines 9 – 13. Newly added Claim 45 and 47 are also consistent with this objective, with Claim 45 reciting a pFET synapse

transistor which is part of “[a] system on a chip (SOC) including digital and analog circuits integrated on a single semiconductor chip.” (See page 3, paragraph 0003 of the specification for support). Newly added Claims 48 – 52 are directed to a novel p-channel floating gate device which is patentable over the applied prior art for at least the same reasons set forth above.

Conclusion


In view of the preceding discussion, Applicants respectfully urge that the claims of the present application define patentable subject matter and should be passed to allowance. Such allowance is respectfully solicited.

If the Examiner believes that a telephone call would help advance prosecution of the present invention, the Examiner is kindly invited to call the undersigned attorney at the number below.

Please charge any additional required fees, including those necessary to obtain extensions of time to render timely the filing of the instant Reply, or credit any overpayment not otherwise paid or credited, to our deposit account No. 50-1698.

Respectfully submitted,
THELEN REID & PRIEST, L.L.P.

Dated: April 6, 2005



Khaled Shami
Reg. No. 38,745

Thelen Reid & Priest LLP
P.O. Box 640640
San Jose, CA 95164-0640
Tel. (408) 282-1855
Fax. (408) 287-8040